Analog Mix Signal Verification Engineer

150 150 Opcom
Permanent
Serbia
Posted 1 year ago

Low Power Advanced Development team is seeking talented, self-motivated individuals to help develop low power innovations that enable industry-leading power efficient computing and graphics products. We have openings for R&D engineers to serve as key contributors in small project teams working on low power advanced development projects. 

A candidate who is seeking challenging projects in low power design using the latest modern semiconductor technologies, who is eager to learn and is a good team player.

  • Working on low power circuit design for CPU and/or GPU applications, custom mixed-signal circuits and logic design in advanced CMOS technologies using custom and semi-custom physical design flows
  • Design, simulate, and verify analog, high speed digital, and mixed-signal circuits
  • Design for optimum power/speed/area efficiency
  • Closely work with and supervise layout/mask designers by providing annotated schematics, floor plans, layout, reliability and manufacturability design guidelines
  • Experience in back-end design verification tools and flows including debugging LVS and DRC issues in collaboration with the layout team
  • Work in collaboration with Physical Design Engineers in chip level planning and integrations
  • Create or in collaboration with other team members design reviews, technical reports, and other documentation required for meeting the design quality and for the tapeout signoff
  • Requires strong understanding of analog/mixed signal design concepts and CMOS processes
  • Experience in Phase-Locked Loop (PLL) design, Frequency-Locked Loop (FLL) design, Oscillators, High Speed Clock circuits, Linear and Switching voltage regulators, DAC, voltage comparators
  • Knowledge in ADC design is a plus
  • Cadence’s custom IC design environment with special emphasis on Virtuoso schematic/layout design entry tools
  • Synopsys Custom Designer schematic/layout design entry tool experience is a plus
  • Analog/mixed signal circuit simulators, specifically Hspice, Spectre, SpectreRF
  • Design automation (scripting, python, perl, csh)
  • Verilog-A modelling
  • Matlab
  • Knowledge in the digital design flows including Verilog HDL is a plus
  • Strong communication skills, teamwork experience and a quick learner in a fast-moving environment

Apply For This Job

A valid email address is required.
A valid phone number is required.
  • 0
Author

Predrag Stanic

All stories by: Predrag Stanic

Fatal error: Uncaught TypeError: fclose(): Argument #1 ($stream) must be of type resource, bool given in /home/opcomio/public_html/wp-content/plugins/wp-super-cache/wp-cache-phase2.php:2408 Stack trace: #0 /home/opcomio/public_html/wp-content/plugins/wp-super-cache/wp-cache-phase2.php(2408): fclose(false) #1 /home/opcomio/public_html/wp-content/plugins/wp-super-cache/wp-cache-phase2.php(2168): wp_cache_get_ob('<!doctype html>...') #2 [internal function]: wp_cache_ob_callback('<!doctype html>...', 9) #3 /home/opcomio/public_html/wp-includes/functions.php(5464): ob_end_flush() #4 /home/opcomio/public_html/wp-includes/class-wp-hook.php(324): wp_ob_end_flush_all('') #5 /home/opcomio/public_html/wp-includes/class-wp-hook.php(348): WP_Hook->apply_filters('', Array) #6 /home/opcomio/public_html/wp-includes/plugin.php(517): WP_Hook->do_action(Array) #7 /home/opcomio/public_html/wp-includes/load.php(1279): do_action('shutdown') #8 [internal function]: shutdown_action_hook() #9 {main} thrown in /home/opcomio/public_html/wp-content/plugins/wp-super-cache/wp-cache-phase2.php on line 2408